ATMEGA649V-8MI【PDF 75/146 页】IC AVR MCU FLASH 64K 1.8V 64QFN

收藏本站

您好，
买卖IC网欢迎您。
请登录
免费注册

买卖IC网

Sheet目录1905

71页 72页 73页 74页 [75页]76页 77页 78页 79页

PIC16(L)F1825/1829

DS41440C-page 318

2010-2012 Microchip Technology Inc.

26.4.2

SYNCHRONOUS SLAVE MODE

The following bits are used to configure the EUSART

for synchronous slave operation:

SYNC = 1

CSRC = 0

SREN = 0 (for transmit); SREN = 1 (for receive)

CREN = 0 (for transmit); CREN = 1 (for receive)

SPEN = 1

Setting the SYNC bit of the TXSTA register configures

the device for synchronous operation. Clearing the

CSRC bit of the TXSTA register configures the device as

a slave. Clearing the SREN and CREN bits of the RCSTA

otherwise the device will be configured to receive. Setting

the SPEN bit of the RCSTA register enables the

EUSART.

26.4.2.1

EUSART Synchronous Slave

Transmit

The operation of the Synchronous Master and Slave

modes

are

identical

(see

Section 27.4.1.3

“Synchronous Master Transmission”)

, except in the

case of the Sleep mode.

If two words are written to the TXREG and then the

SLEEP instruction is executed, the following will occur:

The first character will immediately transfer to

the TSR register and transmit.

The second word will remain in TXREG register.

The TXIF bit will not be set.

After the first character has been shifted out of

TSR, the TXREG register will transfer the second

character to the TSR and the TXIF bit will now be

set.

If the PEIE and TXIE bits are set, the interrupt

will wake the device from Sleep and execute the

next instruction. If the GIE bit is also set, the

program will call the Interrupt Service Routine.

26.4.2.2

Synchronous Slave Transmission

Setup:

Set the SYNC and SPEN bits and clear the

CSRC bit.

Clear the ANSEL bit for the CK pin (if applicable).

Clear the CREN and SREN bits.

If interrupts are desired, set the TXIE bit of the

PIE1 register and the GIE and PEIE bits of the

INTCON register.

If 9-bit transmission is desired, set the TX9 bit.

Enable transmission by setting the TXEN bit.

If 9-bit transmission is selected, insert the Most

Significant bit into the TX9D bit.

Start transmission by writing the

Least

Significant eight bits to the TXREG register.

TABLE 26-9:

SUMMARY OF REGISTERS ASSOCIATED WITH SYNCHRONOUS SLAVE

TRANSMISSION

Name

Bit 7

Bit 6

Bit 5

Bit 4

Bit 3

Bit 2

Bit 1

Bit 0

Register on

Page

APFCON0

RXDTSEL

SDO1SEL(1) SS1SEL(1)

—

T1GSEL

TXCKSEL

—

121

BAUDCON

ABDOVF

RCIDL

—SCKP

BRG16

—

WUE

ABDEN

304

INTCON

GIE

PEIE

TMR0IE

INTE

IOCIE

TMR0IF

INTF

IOCIF

PIE1

TMR1GIE

ADIE

RCIE

TXIE

SSP1IE

CCP1IE

TMR2IE

TMR1IE

PIR1

TMR1GIF

ADIF

RCIF

TXIF

SSP1IF

CCP1IF

TMR2IF

TMR1IF

RCSTA

SPEN

RX9

SREN

CREN

ADDEN

FERR

OERR

RX9D

303

TXREG

EUSART Transmit Data Register

295*

TXSTA

CSRC

TX9

TXEN

SYNC

SENDB

BRGH

TRMT

TX9D

302

Legend:

— Unimplemented location, read as ‘0’. Shaded cells are not used for Synchronous Slave Transmission.

* Page provides register information.

Note

PIC16(L)F1825 only.

发布紧急采购，3分钟左右您将得到回复。

采购需求

(若只采购一条型号，填写一行即可)

*型号	*数量	厂商	批号	封装

添加更多采购

采购需求

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

我的联系方式